Yes, any change is 1 SYSCLK, so two changes for a cycle gives 12.5MHz burst.
You cannot output 12.5MHz for infinite clocks, but you can output 8 or 16 clocks at that speed in an unrolled loop.
If you want to also output variable data for SPI like bus, the speed drops again.